



TOSHIBA TW070J120B SiC-MOSFET Die Structure and Process Analysis Reports



Package



Die image

Product overview

- This SiC-MOSFET is a 2nd generation device by Toshiba Electronic Devices & Storage Corporation. Key specifications: V_{DS}=1200V, R_{ON}=70mΩ, I_{Dmax}=36A (@ 25°C), maximum operating temperature =175°C
- The power loss is reduced by a built-in Schottky Barrier Diode (SBD)
- This SiC FET has low input capacitance, gate input charge (Q_G) and on-resistance. Its high threshold voltage (V_{TH}=5V) helps prevent malfunction.

Report contents

1. Structural analysis report

Includes cross section of the SiC-MOSFET, plane analysis and layout (transistor unit cell, die edge), SBD cross section and material identification by EDX.

2. Device and process analysis

Estimation of SiC device manufacturing process flow, including doping concentration of the N-epi layer (drift layer), measurement of on-resistance, and breakdown voltage. Measurement of SBD characteristics, and comparison with the built-in body diode characteristics of other companies' SiC MOSFET devices.

Note: The report price may change over time. For current price contact info@ltecusa.com.

20G-0015-1, 2

Table of Contents

Structure analysis report

Content	Page
1. Device summary	3
2. Package analysis	
2-1. External appearance and X-ray observation	9
2-2. SiC MOSFET die photograph	12
2-3. Package cross-sectional structure analysis	13
3. SiC MOSFET die analysis	
3-1. Plane structure analysis (OM)	28
3-2. Plane structure analysis (SEM)	44
3-3. Cross-sectional structure analysis (SEM)	56
4. EDX analysis results	
4-1. EDX analysis	73




Table of contents

Process and device characteristics analysis report

1. Executive summary	3
1.1 Comparison of the analyzed device with other SiC MOSFET devices	4
1.2 Die overview and thickness	5
1.3 Transistor array and chip edge configuration	6
1.4 Planar structure (SEM): Die edge analysis	7
1.5 Device structure	
Transistor schematic cross section	8
1.6 Epi layer	10
1.7 Planar structure (SEM) :Cell area analysis	11
1.8 Details of the self-alignment process: N ⁺ and P-well diffusion, channel length Lch estimation	16
2. Analysis summary	
Table 2.1 Device structure: SiC MOSFET	18
Table 2.2 SiC MOSFET structure: Layer material / layer thickness	19
3. Process flow	
3.1 SiC MOSFET front-end wafer process flow (estimated)	21
3.2 SiC MOSFET process sequence cross-sectional view	23
4. Electrical characteristics evaluation	
4.1 SiC MOSFET NVHL080N120SC1 Id-Vds	28
4.2 Off-state drain current vs. drain voltage (Vds) and activation energy (Ea) with device temperature as parameter	29
4.3 Off-state breakdown voltage BVdss characteristics	30
4.4 Capacitances (Ciss, Coss, Crss) –Vds	31
4.5 SBD electrical characteristics	32
4.6 Device structure and electrical characteristics analysis: ON resistance	34
4.7 N-epi layer impurity concentration analysis	36
4.8 Device structure and electrical characteristics analysis: breakdown voltage	37
5. Related references	38
6. Related patents	38

Table 1: Comparison table of 1200V SiC MOS FET

		Units	TOSHIBA TW070J120B	ROHM SCT3080KLHR	WOLFSPEED C3M0075120K/D	ON-SEMI NVHL080N120SC1	INFINEON IMW120R045M1
Electrical Specs & FOMs	Qualification Level		産業用	車載用AEC	産業用	車載用AEC	産業用
	Package		3 TO-3P	3 TO-247	3,4 TO-247	3 TO-247	3 TO-247
	Technology/Production		2nd Gen/2020	3rd Gen/2016	3rd Gen/2016	1st Gen/2018	1st Gen/2017
	RON	mΩ	70	80	75	80	45
	DC Id	A	36	31	30	44	52
	Chip Size	mm ²	12.6	7.3	6.7	8.70	11.6
	Vth	V	5±0.8 ★	4.1	2.5	2.5	4.5
	Ciss/A	pF/mm ²	133	107	201	129	164
	Crss/A	pF/mm ²	0.63	4.8	0.3	0.74	1.1
	Coss/A	pF/mm ²	8.7	10.3	8.7	9.2	9.9
	Diode Forward Voltage, V _{DSF} (@ I _s =10A)	V	1.35 ★	3.2	4.5	4	4.1
	Specific ON resistance (R _{ON} X _A) _i	mΩ·mm ²	571	440	375	464	369
Structural	Die photograph						

Process flow sequence







Fig. 4-2-1 Off state Idss-Vds

TOSHIBA TW070J120B




Fig. 4-5-1 Reverse drain current (SBD) vs. V(ds)